Design of CMOS Fractional-N PLL

Cong Ha Tran and Jongwook Lee,

Kyung Hee University, Suwon 446-701, Korea, jwlee@khu.ac.kr



I. Introduction

Nowadays, many system-on-chip (SoC) applications are required to operate at very high frequency. The higher operating frequencies, the more difficult task to generate and distribute clock signals. By using a PLL, it is possible to generate a high frequency clock signal from a low frequency, stable external clock signal. One more benefit is that the divider of PLL can be programmed to generate clock signals at many frequencies that are multiple of external reference clock frequency, this increases the flexibility for clock generators. This paper presents a fully integrated fractional-N PLL used for clock generator. The PLL is designed using Samsung 0.13um CMOS process with a supply voltage of 1.2V. The input reference clock range is from 10MHz to 40MHz. It can be programmed to generate a rail-to-rail

output clock from 2.2GHz to 2.6GHz.

II. System level block diagram



A tri-state phase frequency detector (PFD) is used to compare the phase of feedback signal from divider output to that of reference signal. The error signal generated from PFD is used by the Charge Pump (CP) to add, remove charge from loop filter. The output voltage of loop filter is used to control the voltage-controlled oscillator (VCO). The divider scales down the frequency of VCO output and then feedbacks the signal to PFD. MASH111 is used for delta-sigma modulator to shape the quantization noise.

Figure 1. System level block diagram

III. Voltage-controlled Oscillator



Figure 3. 5-stage ring VCO

The VCO is a 5-stage ring VCO, using feed-forward technique and saturated delay cells to archive high oscillation frequency and low phase noise. The tuning range is from 2.2GHz to 2.6GHz, VCO gain Kvco=850MHz. The VCO can archive a phase noise of -104.2dBc/Hz at 1MHz offset when output frequency is 2.4GHz.

IV. Delta-sigma Modulator



Delta-sigma modulator uses MASH 1-1-1 structure, each stage is a 7-bit accumulator with carried-out bit feed back to the adder (HK-MASH). This

structure shows better discrete tones suppression as well as low noise floor.

V. Performance

		0 -20		- S-D Noise Detector Noise	Parameter	Value
		-40		Total Noise	Supply Voltage	1.2V
		-60 -80			Output frequency range	2.2GHz – 2.6GHz
830 um LOOP FILTER		-100			Phase noise (@2.4GHz)	-100dBc/Hz (@1MHz offset)
		-140			Lock time	<10 µs
		-160			Power	50mW
950 um		-200	10 ³ 10 ⁴	10^5 10^6 10^7 10^8	Silicon area	950µm x 830µm
Frequency Offset (Hz)						

Figure 6. PLL layout

Figure 7. Phase noise analysis

VI. Conclusions

The PLL is designed using Samsung 0.13um CMOS process. The simulation results show that it can generate clock frequency in the range from 2.2GHz to 2.6GHz, with a phase noise of -100dBc/Hz. The PLL is fully integrated and suitable for on chip clock generator.

References

[1] M.H. Perrott et al, "Phase Locked Loop Design at the Transfer Function Level Based on a Direct Closed Loop Realization Algorithm", DAC, 2003.

[2] M. J. Borkowski et al, "Practical Δ - \sum Modulator Design Method Based on Periodical Behavior Analysis", IEEE TCS-II:

Express Briefs, vol.52, no. 10, October 2005.

[3] S. Pamarti et al, "LSB dithering in MASH delta-sigma D/A converters", IEEE TCS-I: Regular papers, vol.54, no. 4, April 2007

[4] Kaveh Hosseini et al, "Maximum Sequence Length MASH Digital Delta-Sigma Modulators", IEEE TCS-I: Regular papers, vol.54, no. 12, December 2007.

[5] Yalcin Alper Eken et al, "A 5.9-GHz Voltage-Controlled Ring Oscillator in 0.18-um CMOS", *IEEE JSSC*, vol.39, no. 1, January

2004.